

**IN THE CLAIMS:**

Please cancel claims 2, 17 and 33 without prejudice or disclaimer as to the subject matter contained therein.

Please amend the claims as shown below in the claims listing.

1. (Currently amended) A memory subsystem comprising:  
  
a memory controller configured to generate a plurality of memory requests each including address information and control information, and corresponding error detection information dependent upon said address information and said control information; and  
  
a memory module including a plurality of memory chips for storing data, wherein said memory module is coupled to receive said plurality of memory requests;  
  
wherein said memory module further includes an error detection circuit configured to detect an error in said address information and said control information based on said corresponding error detection information and to provide an error indication in response to detecting said error.
2. (Cancelled)
3. (Currently amended) The memory subsystem as recited in claim [2] 1, wherein said corresponding error detection information includes a parity bit.
4. (Currently amended) The memory subsystem as recited in claim [2] 1, wherein said corresponding error detection information is an error correction code.

5. (Currently amended) The memory subsystem as recited in claim [2] 1, wherein said error detection circuit is further configured to generate a second error detection information based upon a given received memory request and to compare said second error detection information to said corresponding error detection information to detect said error.
6. (Currently amended) The memory subsystem as recited in claim [2] 1, wherein if a given memory request is a memory read request, said memory controller is further configured to provide a predetermined data value in response to receiving said error indication.
7. (Currently amended) The memory subsystem as recited in claim [2] 1, wherein if a given memory request is a memory write request, said memory module is further configured to inhibit writing data to said plurality of memory chips in response to detecting said error.
8. (Currently amended) The memory subsystem as recited in claim [2] 1, wherein said memory module is further configured to provide said error indication a predetermined number of cycles after detecting said error.
9. (Original) The memory subsystem as recited in claim 8, wherein said memory controller is further configured to store a predetermined number of past memory requests in a buffer.
10. (Original) The memory subsystem as recited in claim 9, wherein said memory controller is further configured to send each of said predetermined number of past memory requests to said memory module in response to receiving said error indication.

11. (Currently amended) The memory subsystem as recited in claim [2] 1, wherein said memory controller is further configured to store status information in response to receiving said error indication.

12. (Original) The memory subsystem as recited in claim 11, wherein said status information includes said address information.

13. (Original) The memory subsystem as recited in claim 12, wherein said status information includes said control information.

14. (Currently amended) The memory subsystem as recited in claim [2] 1, wherein said memory controller is further configured to provide an interrupt to a diagnostic subsystem in response to receiving said error indication.

15. (Currently amended) The memory subsystem as recited in claim [2] 1, wherein said memory module is a dual in-line memory module (DIMM).

16. (Currently amended) A computer system comprising:

a processor;

a memory subsystem coupled to said processor, said memory subsystem including:

a memory controller configured to generate a plurality of memory requests each including address information and control information, and corresponding error detection information dependent upon said address information and said control information; and

a memory module including a plurality of memory chips for storing data,  
wherein said memory module is coupled to receive said plurality of  
memory requests;

wherein said memory module further includes an error detection circuit  
configured to detect an error in said address information and said  
control information based on said corresponding error detection  
information and to provide an error indication in response to  
detecting said error.

17. (Cancelled)

18. (Currently amended) The computer system as recited in claim [17] 16, wherein  
said corresponding error detection information includes a parity bit.

19. (Currently amended) The computer system as recited in claim [17] 16, wherein  
said corresponding error detection information is an error correction code.

20. (Currently amended) The computer system as recited in claim [17] 16, wherein  
said error detection circuit is further configured to generate a second error detection  
information based upon a given received memory request and to compare said second  
error detection information to said corresponding error detection information to detect  
said error.

21. (Currently amended) The computer system as recited in claim [17] 16, wherein if  
a given memory request is a memory read request, said memory controller is further  
configured to provide a predetermined data value in response to receiving said error  
indication.

22. (Currently amended) The computer system as recited in claim [17] 16, wherein if  
a given memory request is a memory write request, said memory module is further

configured to inhibit writing data to said plurality of memory chips in response to detecting said error.

23. (Currently amended) The computer system as recited in claim [17] 16, wherein said memory module is further configured to provide said error indication a predetermined number of cycles after detecting said error.

24. (Original) The computer system as recited in claim 23, wherein said memory controller is further configured to store a predetermined number of past memory requests in a buffer.

25. (Currently amended) The computer system as recited in claim [23] 24, wherein said memory controller is further configured to send each of said predetermined number of past memory requests to said memory module in response to receiving said error indication.

26. (Currently amended) The computer system as recited in claim [17] 16, wherein said memory controller is further configured to store status information in response to receiving said error indication.

27. (Original) The computer system as recited in claim 26, wherein said status information includes said address information.

28. (Original) The computer system as recited in claim 27, wherein said status information includes said control information.

29. (Currently amended) The computer system as recited in claim [17] 16, wherein said memory controller is further configured to provide an interrupt to a diagnostic subsystem in response to receiving said error indication.

30. (Currently amended) The computer system as recited in claim [17] 16, wherein said memory module is a dual in-line memory module (DIMM).

31. (Currently amended) A method comprising:

generating a plurality of memory requests each including address information and control information, and corresponding error detection information dependent upon said address information and said control information; and

a memory module receiving each of said plurality of memory requests;

said memory module detecting an error in said address information and said control information based on said corresponding error detection information; and

said memory module providing an error indication in response to detecting said error.

32. (Currently amended) A memory subsystem comprising:

means for generating a plurality of memory requests each including address information and control information, and corresponding error detection information dependent upon said address information and said control information; and

a memory module coupled for receiving each of said plurality of memory requests, wherein said memory module includes:

means for detecting an error in said address information and said control  
information based on said corresponding error detection  
information; and

means for providing an error indication in response to detecting said error.

33. (Cancelled)